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Abstract
Atomic registers are certainly the most basic objects of computing science. Their implementa-
tion on top of an n-process asynchronous message-passing system has received a lot of attention. It
has been shown that t < n/2 (where t is the maximal number of processes that may crash) is a nec-
essary and sufficient requirement to build an atomic register on top of a crash-prone asynchronous
message-passing system. Considering such a context, this paper presents an algorithm which im-
plements a single-writer multi-reader atomic register with four message types only, and where no
message needs to carry control information in addition to its type. Hence, two bits are sufficient
to capture all the control information carried by all the implementation messages. Moreover, the
messages of two types need to carry a data value while the messages of the two other types carry no
value at all. As far as we know, this algorithm is the first with such an optimality property on the size
of control information carried by messages. It is also particularly efficient from a time complexity
point of view.
Keywords: Asynchronous message-passing system, Atomic read-write register, Message type,
Process crash failure, Sequence number, Upper bound.
1 Introduction
Since Sumer time [9], and –much later– Turing’s machine tape [20], read/write objects are certainly
the most basic communication objects. Such an object, usually called a register, provides its users
(processes) with a write operation which defines the new value of the register, and a read operation
which returns the value of the register. When considering sequential computing, registers are universal
in the sense that they allow to solve any problem that can be solved [20].
Register in message-passing systems In a message-passing system, the computing entities communi-
cate only by sending and receiving messages transmitted through a communication network. Hence, in
such a system, a register is not a communication object given for free, but constitutes a communication
abstraction which must be built with the help of the underlying communication network and the local
memories of the processes.
Several types of registers can be defined according to which processes are allowed to read or write
the register, and the quality (semantics) of the value returned by each read operation. We consider here
registers which are single-writer multi-reader (SWMR), and atomic. Atomicity means that (a) each
read or write operation appears as if it had been executed instantaneously at a single point of the time
line, between its start event and its end event, (b) no two operations appear at the same point of the
time line, and (c) a read returns the value written by the closest preceding write operation (or the initial
value of the register if there is no preceding write) [10]. Algorithms building multi-writer multi-reader
(MWMR) atomic registers from single-writer single-reader (SWSR) registers with a weaker semantics
(safe or regular registers) have been introduced by L. Lamport in [10, 11] (such algorithms are described
in several papers and textbooks, e.g., [4, 12, 18, 21]).
Many distributed algorithms have been proposed, which build a register on top of a message-passing
system, be it failure-free or failure-prone. In the failure-prone case, the addressed failure models are the
process crash failure model, or the Byzantine process failure model (see, the textbooks [4, 12, 16, 17]).
The most famous of these algorithms was proposed by H. Attiya, A. Bar-Noy, and D. Dolev in [3]. This
algorithm, which is usually called ABD according to the names of its authors, considers an n-process
asynchronous system in which up to t < n/2 processes may crash (it is also shown in [3] that t < n/2
is an upper bound of the number of process crashes which can be tolerated). This simple and elegant
algorithm, relies on (a) quorums [22], and (b) a simple broadcast/reply communication pattern. ABD
uses this pattern once in a write operation, and twice in a read operation implementing an SWMR register
(informal presentations of ABD can be found in [2, 19]).
Content of the paper ABD and its successors (e.g., [1, 15, 22]) associate an increasing sequence
number with each value that is written. This allows to easily identify each written value. Combined with
the use of majority quorums, this value identification allows each read invocation to return a value that
satisfies the atomicity property (intuitively, a read always returns the “last” written value).
Hence, from a communication point of view, in addition to the number of messages needed to
implement a read or a write operation, important issues are the number of different message types,
and the size of the control information that each of them has to carry. As sequence numbers increase
according to the number of write invocations, this number is not bounded, and the size of a message that
carries a sequence number can become arbitrarily large.
A way to overcome this drawback consists in finding a modulo-based implementation of sequence
numbers [8], which can be used to implement read/write registers. Considering this approach, one of the
algorithms presented in [3] uses messages that carry control information whose size is upper bounded
by O(n5) bits (where n is the total number of processes). The algorithm presented in [1] reduced this
size to O(n3) bits. Hence the natural question: “How many bits of control information, a message has
to carry, when one wants to implement an atomic read/write register?”.
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This is the question that gave rise to this paper, which shows that it is possible to implement an
SWMR atomic register with four types of message carrying no control information in addition to their
type. Hence, the result: messages carrying only two bits of control information are sufficient to imple-
ment an SWMR atomic register in the presence of asynchrony and up to t < n/2 unexpected process
crashes. Another important property of the proposed algorithm lies in its time complexity, namely, in a
failure-free context and assuming a bound ∆ on message transfer delays, a write operation requires at
most 2∆ time units, and a read operation requires at most 4∆ time units.
Roadmap The paper is made up of 5 sections. The computing model and the notion of an atomic
register are presented in Section 2. The algorithm building an SWMR atomic register, where messages
carry only two bits of control information (their type), in an asynchronous message-passing system
prone to any minority of process crashes is presented in Section 3. Its proof appears in Section 4.
Finally, Section 5 concludes the paper.
2 Computation Model and Atomic Read/Write Register
2.1 Computation model
Processes The computing model is composed of a set of n sequential processes denoted p1, ..., pn.
Each process is asynchronous which means that it proceeds at its own speed, which can be arbitrary and
remains always unknown to the other processes.
A process may halt prematurely (crash failure), but executes correctly its local algorithm until it
possibly crashes. The model parameter t denotes the maximal number of processes that may crash in a
run. A process that crashes in a run is said to be faulty. Otherwise, it is correct or non-faulty. Given a
run, C denotes the set of correct processes.
Communication Each pair of processes communicate by sending and receiving messages through
two uni-directional channels, one in each direction. Hence, the communication network is a complete
network: any process pi can directly send a message to any process pj .A process pi invokes the operation
“send TYPE(m) to pj” to send to pj the message m, whose type is TYPE. The operation “receive TYPE()
from pj” allows pi to receive from pj a message whose type is TYPE.
Each channel is reliable (no loss, corruption, nor creation of messages), not necessarily first-in/first-
out, and asynchronous (while the transit time of each message is finite, there is no upper bound on
message transit times).
Let us notice that, due to process and message asynchrony, no process can know if an other process
crashed or is only very slow.
Notation In the following, the previous computation model is denoted CAMPn,t[∅] (unconstrained
Crash Asynchronous Message-Passing).
2.2 Atomic read/write register
Definition A concurrent object is an object that can be accessed by several processes (possibly simul-
taneously). An SWMR atomic register (say REG) is a concurrent object which provides exactly one
process (called the writer) with an operation denoted REG .write(), and all processes with an operation
denoted REG .read(). When the writer invokes REG .write(v) it defines v as being the new value of
REG . An SWMR atomic register is defined by the following set of properties [10].
• Liveness. An invocation of an operation by a correct process terminates.
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• Consistency (safety). All the operations invoked by the processes, except possibly –for each faulty
process– the last operation it invoked, appear as if they have been executed sequentially and this
sequence of operations is such that:
– each read returns the value written by the closest write that precedes it (or the initial value
of REG if there is no preceding write),
– if an operation op1 terminates before an operation op2 starts, then op1 appears before op2 in
the sequence.
This set of properties states that, from an external observer point of view, the read/write register
appears as if it is accessed sequentially by the processes, and this sequence (a) respects the real time
access order, and (ii) belongs to the sequential specification of a register. More formal definitions can be
found in [10, 14]. (When considering any object defined by a sequential specification, atomicity is also
called linearizability [7], and it is then said that the object is linearizable.)
Necessary and sufficient condition The constraint (t < n/2) is a necessary and sufficient condition
to implement an atomic read/write register in CAMPn,t[∅] [3]. Hence, the corresponding constrained
model is denoted CAMPn,t[t < n/2].
3 An Algorithm with Two-Bit Messages
A distributed algorithm implementing an SWMR atomic register in CAMPn,t[t < n/2] is described
in Figure 1. As already indicated, this algorithm uses only four types of messages, denoted WRITE0(),
WRITE1(), READ(), and PROCEED(). The messages WRITE0() and WRITE1() carry a data value, while
the messages READ() and PROCEED() carry only their type.
3.1 Notation and underlying principles
Notation pw denotes the writer process, vx denotes the xth value written by pw, and v0 is the initial
value of the register REG that is built.
Underlying principles The principle that underlies the algorithm is the following. First, each process
(a) manages a local copy of the sequential history made up of the values written by the writer, and (b)
forwards, once to each process, each new value it learns. Then, in order that all processes obtain the
same sequential history, and be able to read up to date values, each process pi follows rules to forward a
value to another process pj , and manages accordingly appropriate local variables, which store sequence
numbers.
• Rule R1. When, while it knows the first (x− 1) written values, and only them, pi receives the xth
written value, it forwards it to all the processes that, from its point of view, know the first (x− 1)
written values and no more. In this way, these processes will learn the xth written value (if not
yet done when they receive the corresponding message forwarded by pi).
• Rule R2. The second forwarding rule is when pi receives the xth written value from a process pj ,
while it knows the first y written values, where y > x. In this case, pi sends the (x+ 1)th written
value to pj , and only this value, in order pj increases its local sequential history with its next value
(if not yet done when it receives the message from pi).
• Rule R3. To ensure a correct management of the local histories, and allow a process to help other
processes in the construction of their local histories (Rules R1 and R2), each process manages a
sequence number-based local view of the progress of each other process (as far as the construction
of their local history is concerned).
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As we are about to see, translating these rules into an algorithm, provides us with a distributed
algorithm where, while each process locally manages sequence numbers, the only control information
carried by each message is its type, the number of different message types being very small (namely 4,
as already indicated)1 .
3.2 Local data structures
Each process pi manages the following local data structures.
• historyi is the prefix sequence of the values already written, as known by pi; historyi is accessed
with an array like-notation, and we have historyi[0] = v0. As there is a single writer pw, historyw
represents the history of the values written so far.
• w_synci[1..n] is an array of sequence numbers; w_synci[j] = α means that, to pi’s knowledge,
pj knows the prefix of historyw until historyw[α]. Hence, w_synci[i] is the sequence number
of the most recent value known by pi, and w_syncw[w] is the sequence number of the last value
written (by pw).
• r_synci[1..n] is an array of sequence numbers; r_synci[j] = α means that, to pi’s knowledge, pj
answered α of its read requests.
• wsn, rsn and sn are auxiliary local variables, the scope of each being restricted to the algorithm
implementing an operation, or the processing of a message, in which it occurs.
3.3 Channel behavior with respect to the message types WRITE0() and WRITE1()
As far as the messages WRITE0() and WRITE1() are concerned, the notation WRITE(0, v) is used for
WRITE0(v), and similarly, WRITE(1, v) is used for WRITE1(v).
When considering the two uni-directional channels connecting pi and pj , the algorithm, as we will
see, requires (a) pi to send to pj the sequence of messages WRITE(1, v1), WRITE0(0, v2), WRITE(1, v3),
..., WRITE(x mod 2, vx), etc., and (b) pj to send to pi the very same sequence of messages WRITE(1, v1),
WRITE0(0, v2), WRITE(1, v3), ..., WRITE(x mod 2, vx), etc.
Moreover, the algorithm forces process pi to send to pj the message WRITE(x mod 2, vx), only when
it has received from pj the message WRITE((x − 1) mod 2, vx−1). From the point of view of the write
messages, these communication rules actually implement the alternating bit protocol [6, 13], which
ensures the following properties:
• Property P1: each of the two uni-directional channels connecting pi and pj allows at most one
message WRITE(−,−) to bypass another message WRITE(−,−), which, thanks to the single con-
trol bit carried by these messages allows the destination process (e.g., pi) to process the messages
WRITE(−,−) it receives from (e.g., pj) in their sending order.
• Property P2: pi and pj are synchronized in such a way that 0 ≤ |w_synci[j] − w_syncj[i]| ≤ 1.
This is the translation of Property P1 in terms of the pair of local synchronization-related variables
〈w_synci[j], w_syncj[i]〉.
Let us insist on the fact that this “alternating bit” message exchange pattern is only on the write messages.
It imposes no constraint on the messages of the types READ() and PROCEED() exchanged between pi
and pj , which can come in between, at any place in the sequence of the write messages sent by a process
pi to a process pj .
1Such a constant number of message types is not possible from a “modulo f(n)” implementation of sequence numbers
carried by messages. This is because, from a control information point of view, each of the values in {0, 1, . . . , f(n) − 1}
defines a distinct message type.
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3.4 The algorithm implementing the write() operation
This algorithm is described at lines 1-4, executed by the writer pw, and line 11-18, executed by any
process.
Invocation of the operation write() When pw invokes write(vx) (we have then w_syncw[w] = x−1),
it increases w_syncw[w] and writes vx at the tail of its local history variable (line 1). This value is locally
identified by its sequence number x = wsn.
Then pw sends the message WRITE(b, vx), where b = (wsn mod 2), to each process pj that (from
its point of view) knows all the previous write invocations, and only to these processes. According
to the definition of w_syncw[1..n], those are the processes pj such that w_syncw[j] = wsn − 1 =
w_syncw[w] − 1 (line 2). Let us notice that this ensures the requirement pi needs to satisfy when it
sends a message in order to benefit from the properties provided by the alternating bit communication
pattern.
Finally, pw waits until it knows that a quorum of at least (n − t) processes knows the value vx is
it writing. The fact that a process pj knows this xth value is captured by the predicate w_syncw[j] =
wsn(= x) (line 3).
Reception of a message WRITE(b, v) from a process pj When pi receives a message WRITE(b, v)
from a process pj , it first waits until the waiting predicate of line 11 is satisfied. This waiting statement
is nothing else than the the reception part of the alternating bit algorithm, which guarantees that the
messages WRITE() from pj are processed in their sending order. When, this waiting predicate is satisfied,
all messages sent by pj before WRITE(b, v) have been received and processed by pi, and consequently
the message WRITE(b, v) is the swnth message sent by pj (FIFO order), where wsn = w_synci[j] + 1,
which means that historyj[wsn] = v (line 12).
When this occurs, pi learns that v is the next value to be added to its local history if additionally we
have w_synci[i] = wsn − 1. In this case (predicate of line 13), pi (a) adds v at the tail of its history
(line 14), and (b) forwards the message WRITE(b, v) to the processes that, from its local point of view,
know the first (wsn − 1) written values and no more (line 15, forwarding Rule R1).
If wsn < w_synci[i], from pi’s local point of view, the history known by pj is a strict prefix of its
own history. Consequently, pi sends to pj the message WRITE(b′ , v′), where b′ = ((wsn + 1) mod 2)
and v′ = historyi[wsn+ 1] (line 16 applies the forwarding Rule R2 in order to allow pj to catch up its
lag, if not yet done when it will receive the message WRITE(b′ , v′) sent by pi). Finally, as pj sends to pi
a single message per write operation, whatever the value of wsn, pi updates w_synci[j] (line 18).
Remark As far as the written values are concerned, the algorithm implementing the operation write()
can be seen as a fault-tolerant “synchronizer” (in the spirit of [5]), which ensures the mutual consistency
of the local histories between any two neighbors with the help of an alternating bit algorithm executed
by each pair of neighbors [6, 13].
3.5 The algorithm implementing the read() operation
This algorithm is described at lines 5-10 executed by a reader pi, and lines 19-22 executed by any
process.
Invocation of the operation read() The invoking process pi first increments its local read request
sequence number r_synci[i] and broadcasts its read request in a message READ(), which carries neither
additional control information, nor a data value (lines 5-6). If pi crashes during this broadcast, the
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local variables initialization:
historyi[0]← v0; w_synci[1..n]← [0, . . . , 0]; r_synci[1..n]← [0, . . . , 0].
operation write(v) is % invoked by pi = pw (the writer) %
(1) wsn← w_syncw[w] + 1; w_syncw[w]← wsn; historyw[wsn]← v; b← wsn mod 2;
(2) for each j such that w_syncw[j] = wsn− 1 do send WRITE(b, v) to pj end for;
(3) wait (z ≥ (n− t) where z is the number of processes pj such that w_syncw[j] = wsn
)
;
(4) return()
end operation.
operation read() is % the writer can directly returns historyi[w_synchi[i]] %
(5) rsn← r_synci[i] + 1; r_synci[i]← rsn;
(6) for each j ∈ {1, ...n} \ {i} do send READ() to pj end for;
(7) wait (z ≥ (n− t) where z is the number of processes pj such that r_synci[j] = rsn
)
;
(8) let sn = w_synci[i];
(9) wait (z ≥ (n− t) where z is the number of processes pj such that w_synci[j] ≥ sn
)
;
(10) return(historyi[sn])
end operation.
%————————————————————————————————————————————-
when WRITE(b, v) is received from pj do
(11) wait (b = (w_synci[j] + 1) mod 2
)
;
(12) wsn← w_synci[j] + 1;
(13) if (wsn = w_synci[i] + 1)
(14) then w_synci[i]← wsn; historyi[wsn]← v; b← wsn mod 2;
(15) for each ℓ such that w_synci[ℓ] = wsn− 1 do send WRITE(b, v) to pℓ end for
(16) else if (wsn < w_synci[i]) then b← (wsn+ 1) mod 2; send WRITE(b, historyi[wsn+ 1]) to pj end if
(17) end if;
(18) w_synci[j]← wsn.
when READ() is received from pj do
(19) sn← w_synci[i];
(20) wait (w_synci[j] ≥ sn);
(21) send PROCEED() to pj .
when PROCEED() is received from pj do
(22) r_synci[j]← r_synci[j] + 1.
Figure 1: Single-writer multi-reader atomic register in CAMPn,t[t < n/2] with counter-free messages
message READ() is received by an arbitrary subset of processes (possibly empty). Otherwise, pi waits
until it knows that at least (n− t) processes received its current request (line 7).
When this occurs, pi considers the sequence number of the last value in its history, namely sn =
w_synci[i] (line 8). This is the value it will return, namely historyi[sn] (line 10). But in order to ensure
atomicity, before returning historyi[sn], pi waits until at least (n − t) processes know this value (and
may be more). From pi’s point of view, the corresponding waiting predicate translates in “at least (n−t)
processes pj are such that w_synci[j] ≥ sn”.
Reception of a message READ() sent by a process pj When a process pi receives a message READ()
from a process pj (hence, pj issued a read operation), it considers the most recent written value it knows
(the sequence number of this value is sn = w_synci[i], line 19), and waits until it knows that pj knows
this value, which is locally captured by the sequence number-based predicate w_synci[j] ≥ sn (line 20).
When this occurs, pi sends the message PROCEED() to pj which is allowed to progress as far as pi is
concerned.
The control messages READ() and PROCEED() (whose sending is controlled by a predicate) imple-
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ment a synchronization which –as far as pi is concerned– forces the reader process pj to wait until it
knows a “fresh” enough value, where “freshness” is locally defined by pi as the last value it was knowing
when it received the message READ() from pj (predicate of line 20).
Reception of a message PROCEED() sent by a process pj When pi receives a message PROCEED()
from a process pj , it learns that its local history is as fresh as pj’s history when pj received its message
READ(). Locally, this is captured by the incrementation of r_synci[j], namely pj answered all the read
requests of pi until the (r_synci[j])th one.
4 Proof of the Algorithm
Let us remind that C is the set of correct processes, pw the writer, and vx the xth value written by pw.
Lemma 1 ∀i, j: w_synci[j] increases by steps equal to 1.
As this lemma is used in all other lemmas, it will not be explicitly referenced.
Proof Let us first observe that, due to the sending predicates of line 2 (for the writer), and lines 15
and 16 for any process pi, no process sends a message WRITE(−,−) to itself.
As far as w_synci[i] is concerned, and according to the previous observation,we have the following.
The writer increases w_syncw[w] only at line 1. Any reader process pi increases w_synci[i] at line 14,
and due to line 12 and the predicate of line 13, the increment is 1. Let us now consider the case of
w_synci[j] when i 6= j. An incrementation of such a local variable occurs only at line 18, where (due
to line 12) we have wsn = w_synci[j] + 1, and the lemma follows. ✷Lemma 1
Lemma 2 ∀i, j : w_synci[i] ≥ w_syncj[i].
Proof Let us first observe, that the predicate is initially true. Then, a local variable w_syncj[i] is
increased by 1, when pj receives a message WRITE(−,−) from pi (lines 12 and 18). Process pi sent this
message at line 2 or 16 if i = w, and at lines 15 or 16 for any i 6= w. If the sending of the message
WRITE(b,−) by pi occurs at line 2 or 15, pi increased w_synci[i] at the previous line. If the sending
occurs at line 16, w_synci[i] was increased during a previous message reception. ✷Lemma 2
Lemma 3 ∀i: w_synci[i] = max{w_synci[j]}1≤j≤n.
Proof The lemma is trivially true for the writer process pw. Let us consider any other process pi,
different from pw. The proof is by induction on the number of messages WRITE(−,−) received by
pi. Let P (i,m) be the predicate w_synci[i] = max{w_synci[j]}1≤j≤n, where m is the number of
messages WRITE(−,−) processed by pi. The predicate P (i, 0) is true. Let us assume P (i,m′) is true
for any m′ such that 0 ≤ m′ ≤ m. Let pj be the process that sends to pi the (m + 1)th message
WRITE(b,−), and let w_synci[i] = x when pi starts processing this message. There are four cases to
consider.
• Case 1. When the message WRITE(−,−) from pj is processed by pi, we have w_synci[i] + 1 =
w_synci[j]+1. As the predicate of line 13 is satisfied when this message is processed, pi updates
w_synci[i] to the value (x+1) at line 14. Moreover, it also updates w_synci[j] to the same value
(x + 1) at line 18. As P (i,m) is true, it follows that P (i,m + 1) is true after pi processed the
message.
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• Case 2. When the message WRITE(−,−) from pj is processed by pi, we have w_synci[j] + 1 <
w_synci[i] = x. In this case, pi does not modify w_synci[i]. It only updates w_synci[j] to its
next value (line 18), which is smaller than x. As P (i,m) is true, it follows that P (i,m+1) is true
after pi processed the message.
• Case 3. When the message WRITE(−,−) from pj is processed by pi, we have w_synci[j] + 1 =
w_synci[i] = x. In this case, both the predicates of lines 13 and 16 are false. It follows that pi
executes only the update of line 18, and we have then w_synci[j] = w_synci[i] = x. As P (i,m)
is true, P (i,m + 1) is true after pi processed the message.
• Case 4. When the message WRITE(−,−) from pj is processed by pi, we have w_synci[j] + 1 >
w_synci[i] + 1 = x+1. In this case, due to (a) w_synci[j] ≤ w_synci[i] (induction assumption
satisfied when the message WRITE(−,−) arrives at pi from pj), and (b) the fact that w_synci[j]
increases by step 1 (Lemma 1), we necessarily have w_synci[i] + 1 ≥ w_synci[j] + 1, when the
message is received. Hence, we obtain w_synci[j] + 1 > w_synci[i] + 1 ≥ w_synci[j] + 1, a
contradiction. It follows that this case cannot occur.
✷Lemma 3
Lemma 4 ∀i: history[0..w_synci[i]] is a prefix of history[0..w_syncw[w]].
Proof The proof of this lemma rests on the properties P1 and P2 provided by the underlying “alter-
nating bit” communication pattern imposed on the messages WRITE(−,−) exchanged by any pair of
processes pi and pj . If follows from these properties (obtained from the use of parity bits carried by
every message WRITE(−,−), and the associated wait statement of line 11) that, pi sends to pj the mes-
sage WRITE(−, vx), only after it knows that pj received WRITE(−, vx−1). Moreover, it follows from
the management of the local sequence numbers w_synci[1..n], that no process sends twice the same
message WRITE(−, vx). Finally, due to the predicate of line 11, two consecutive messages WRITE(0,−)
and WRITE(1,−) sent by a process pi to a process pj are processed in their sending order.
The lemma then follows from these properties, and the fact that, when at lines 13-14 a process pi
assigns a value v to historyi[x], this value was carried by xth message WRITE(−, v) sent by some
process pj , and is the value of historyj[x]. It follows that no two processes have different histories,
from which we conclude that historyi[x] = historyw[x]. ✷Lemma 4
Lemma 5 ∀i ∈ C,∀j : we have:
R1: (w_synci[i] = w_synci[j] = x)⇒ pi sent x messages WRITE(−,−) to pj ,
R2: (w_synci[i] > w_synci[j] = x)⇒ pi sent x+ 1 messages WRITE(−,−) to pj .
Proof Both predicates are initially true (w_synci[i] = w_synci[j] = 0 and no message was previously
sent by pi to pj). The variables involved in the premises of the predicates R1 and R2 can be modified
in the execution of a write operation (if pi is the writer), or when a message WRITE(−,−) arrives at
process pi from process pj . Let us suppose that R1 and R2 are true until the value x, and let us show
that they remain true for the value (x+ 1).
During the execution of a write operation, if w_syncw[w] = w_syncw[j] = x, the local variable
w_syncw[w] is incremented to (x + 1), and the (x + 1)th message WRITE(−,−) is sent by pw to pj
(lines 1-2). R1 and R2 remain true. If w_syncw[w] > w_syncw[j] = x, the local variable w_syncw[w]
is incremented at line 1, but no message is sent to pj at line 2, which falsifies neither R1 nor R2.
When a process pi receives a message WRITE(−,−) from a process pj , there are also two cases,
according to the values of w_synci[i] and w_synci[j] when pi starts processing the message at line 12.
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• Case 1. w_synci[i] = w_synci[j] = x. In this case, the predicate of line 13 is satisfied. It follows
that both w_synci[i] and w_synci[j] are incremented to (x + 1) (at line 14 for w_synci[i] and
line 18 for w_synci[j]). Moreover, when pi executes line 15 we have w_synci[i] = w_synci[j]−
1, and consequently pi sends a message WRITE(−,−) to pj (the fact this message is the (x +
1)th follows from the induction assumption). Hence, R1 and R2 are true when pi terminates the
processing of the message WRITE(−,−) received from pj .
• Case w_synci[i] > w_synci[j] = x. In this case, w_synci[j] is incremented to x+ 1 at line 18,
while w_synci[i] is not (because the predicate of line 13 is false). Two sub-cases are considered
according to the values of w_synci[i] and w_synci[j].
– If w_synci[i] = x+ 1 (this is the value w_synci[j] will obtain at line 18), the predicate of
line 16 is false, and no message is sent to pj . R1 and R2 remains true, as, by the induction
assumption, pi already sent (x+ 1) messages WRITE(−,−).
– If w_synci[i] > x + 1, the predicate of line 16 is satisfied, and the (x + 2)th message
WRITE(−,−) is sent to pj at this line, maintaining satisfied the predicates R1 and R2.
✷Lemma 5
Lemma 6 ∀i, j ∈ C, if w_synci[i] = x, there is a finite time after which w_synci[j] ≥ x.
Proof Let us first notice that, due to Lemma 7, all WRITE(−,−) messages received by correct processes
will eventually satisfy the predicate line 11 and will be processed.
The proof is by contradiction. Let us assume that there exists some correct process pj such that
w_synci[j] stops increasing forever at some value y < x. Let us first notice that there is no mes-
sage WRITE(−,−) in transit from pj to pi otherwise its reception by pi will entail the incrementation
of w_synci[j] from y to y + 1, contradicting the assumption. So, let us consider the last message
WRITE(−,−) sent by pj to pi and processed by pi. There are three cases to consider when this message
is received by pi at line 11. (Let us remind that, due to to Lemma 3, w_synci[i] ≥ w_synci[j].)
• Case 1. w_synci[i] = w_synci[j] = y − 1 < x − 1. The variables w_synci[i] and w_synci[j]
are both incremented at lines 14 and 18 respectively to the value y < x. As by assumption,
w_synci[i] will attain the value x, it will be necessarily incremented in the future to reach x. The
next time w_synci[i] is incremented, a message WRITE(−,−) is sent by pi to pj (at line 15). Due
to Lemma 5, pi sent y + 1 messages WRITE(−,−) to pj and eventually w_syncj[i] will be equal
to y + 1. When the last of these messages arrives and is processed by pj , there are two cases.
– Case w_syncj[j] = y (as pi sent y+1 messages WRITE(−,−) to pj , w_syncj[j] cannot be
smaller than y). In this case, w_syncj[j] = y is increased, and a message WRITE(−,−) is
necessarily sent by pj to pi (line 15). This contradicts the assumption that the message we
considered was the last message sent by pj to pi.
– Case w_syncj[j] ≥ y+1. In this case, as pi sent previously y messages to pj , we necessarily
have w_syncj[i] = y. In this case, the predicate of line 13 is false, while the one of line 16
is satisfied. Hence, pj sends a message WRITE(−,−) to pi. A contradiction.
• Case 2. w_synci[i] = w_synci[j] + 1 = y < x. In this case, when pi receives the last message
WRITE(−,−) from pj , the variable w_synci[j] is incremented at line 18 to the value y < x.
Moreover, by the contradiction assumption, no more message WRITE(−,−) is sent by pj to pi.
Hence, we have now w_synci[i] = w_synci[j] = y < x, and the variable w_synci[i] will be
incremented in the future to reach x. A reasoning similar to the previous one shows that pj will
send a message WRITE(−,−) to pi in the future, which contradicts the initial assumption.
• Case 3. w_synci[i] > w_synci[j] + 1. The reception by pi of the last message WRITE(−,−)
from pj entails the incrementation of w_synci[j] to its next value. However as w_synci[i] >
9
w_synci[j] remains true, a message WRITE(−,−) is sent by pi to pj at line 16. Similarly to
the previous cases, the reception of this message by pj will direct it to send another message
WRITE(−,−) to pi, contradicting the initial assumption.
Hence, w_synci[j] cannot stop increasing before reaching x, which proves the lemma. ✷Lemma 6
Lemma 7 No correct process blocks forever at line 11.
Proof The fact that the waiting predicate of line 11 is eventually satisfied follows from the following
observations.
• As the network is reliable, all the messages that are sent are received. Due to lines 2 and 15-16,
this means that, for any x, if WRITE(−, vx) is received while m = WRITE(−, vx−1) has not, then
m will be eventually received.
• The message exchange pattern involving any two messages WRITE(0,−) and WRITE(1,−) (sent
consecutively) exchanged between each pair of processes is the “alternating bit pattern”, from
which it follows that no two messages WRITE(b,−) (with the same b) can be received consecu-
tively.
• It follows that the predicate of line 11 is a simple re-ordering predicate for any pair of messages
such that WRITE(−, vx) was received before WRITE(−, vx−1). When this predicate is not satisfied
for a message m = WRITE(b,−), this is because a message m′ = WRITE(1−b,−), will necessarily
arrive and be processed before m. After that, the predicate of line 11 becomes true for m.
✷Lemma 7
Lemma 8 If the writer does not crash during a write operation, it terminates it.
Proof Let us first notice that, due to Lemma 7, the writer cannot block forever at line 11.
When it invokes a new write operation, the writer pw first increases the write sequence number
w_syncw[w] to its next value wsn (line 1). If pw does not crash, it follows from Lemma 6 that we
eventually have w_synci[i] ≥ w_syncw[i] = wsn at each correct process pi. Consequently, the writer
cannot block forever at line 3 and the lemma follows. ✷Lemma 8
Lemma 9 If a process does not crash during a read operation, it terminates it.
Proof Let us first notice that, due to Lemma 7, the reader cannot block forever at line 11.
Each time a process pi executes a read operation it broadcasts a message READ() to all the other
processes (line 6). Let us remind that its local variable r_synci[i] counts the number of messages
READ() it has broadcast, while r_synci[j] counts the number of messages PROCEED() it has received
from pj (line 22) in response to its READ messages READ().
When the predicate of line 7 becomes true at the reader pi, there are at least (n − t) processes that
answered the r_synci[i] messages READ() it sent (note that r_synci[i] is incremented line 5 and pi
does not send messages READ() to itself). We claim that each message READ() sent by pi to a correct
process pj is eventually acknowledged by a a message PROCEED() send by pj to pi. It follows from this
claim and line 22 executed by pi when it receives a message PROCEED(), that the predicate of line 7 is
eventually satisfied, and consequently, pi cannot block forever at line 7.
Proof of the claim. Let us consider a correct process pj when it receives a message READ() from pi.
It saves w_synci[i] in sn and waits until w_syncj[i] ≥ sn (lines 19-20). Due to Lemma 6, the predicate
w_syncj[i] ≥ sn eventually becomes true at pj . When this occurs, pj sends the message PROCEED() to
pi (line 21), which proves the claim.
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Let us now consider the wait statement at line 9, where sn is the value of w_synci[i] when the wait
statement of line 7 terminates. Let pj be a correct process. Due to Lemma 6 the predicate w_synci[j] ≥
sn eventually holds. As this is true for any correct process pj , pi eventually exits the wait statement,
which concludes the proof of the lemma. ✷Lemma 9
Lemma 10 The register that is built is atomic.
Proof Let read[i, x] be a read operation issued by a process pi which returns the value with sequence
number x (i.e., historyi[x]), and write[y] be the write operation which writes the value with sequence
number y (i.e., historyw[y]). The proof of the lemma is the consequence of the three following claims.
• Claim 1. If read[i, x] terminates before write[y] starts, then x < y.
• Claim 2. If write[x] terminates before read[i, y] starts, then x ≤ y.
• Claim 3. If read[i, x] terminates before read[j, y] starts, then x ≤ y.
Claim 1 states that no process can read from the future. Claim 2 states that no process can read over-
written values. Claim 3 states that there is no new/old read inversion [4, 18].
Proof of Claim 1.
Due to Lemma 4, the value returned by read[i, x] is historyi[x] = historyw[x] = vx. As each write
generate a greater sequence number, and pw has not yet invoked write(vy), we necessarily have y > x.
Proof of Claim 2.
It follows from lines 1-3 that when write[x] terminates, there is a quorum Qw of at least (n−t) processes
pi such that w_syncw[j] = x. On another side, read[i, y] obtains messages PROCEED() from a quorum
Qr at least (n− t) processes (lines 22 and 7). As |Qw| ≥ n− t, |Qr| ≥ n− t, and n− t > n/2, we have
Qw ∩Qr 6= ∅. Let pk be a process of Qw ∩Qr. As w_syncw[k] = x, and w_synck[k] ≥ w_syncw[k]
(Lemma 2), and write[x] is the last write before read[i, y], we have w_synck[k] = x when read[i, y]
starts.
When pk received the message READ() from pi, we had w_synck[k] = x, and pk waited until
w_synck[i] ≥ x (line 20) before sending the message PROCEED() that allowed pi to progress in its
waiting at line 7. As w_synci[i] ≥ w_synck[i] (Lemma 2), it follows that we have w_synci[i] ≥ x,
when pi computes at line 8 the sequence number sn of the value it will return at line 10). Hence, the
index y = sn computed by pi at line 8 is such that y = sn = w_synci[i] ≥ x.
Proof of Claim 3.
On one side, when read[i, x] stops waiting at line 9, there is a quorum Qri of at least (n − t) processes
pk such that w_synci[k] ≥ x (predicate of line 9 at pi). Due to Lemma 2, we have then w_synck[k] ≥ x
for any process pk of Qri, when read[i, x] terminates.
On the other side, when read[j, y] stops waiting at line 7 (which defines the value it returns, namely,
historyj[y]), there is a quorum Qrj of at least (n−t) processes pℓ such that (due to the waiting predicate
of line 20) w_syncℓ[j] ≥ sn(ℓ), where sn(ℓ) is the value of w_syncℓ[ℓ] when pℓ receives the message
READ() from pj .
As each ofQri and Qrj contains at least (n−t) processes, and there is a majority of correct processes,
there is at least one correct process in their intersection, say pm. It follows that we have w_syncm[m] ≥
x when read[i, x] terminates, and w_syncm[j] ≥ sn(m), where sn(m) is the value of w_syncm[m],
when pm received the message READ() from pj . As w_syncm[m] never decreases, and pm receives
the message READ() from pj after read[i, x] terminated, we necessarily have sn(m) ≥ x. Hence,
w_syncm[j] ≥ x, when pm sends PROCEED() to pj . As (Lemma 2) w_syncj[j] ≥ w_syncm[j], it
follows that the index sn computed by pi at line 8 is such that sn = y ≥ x. ✷Lemma 10
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Theorem 1 The algorithm described in Figure 1 implements an SWMR atomic register in the system
model CAMPn,t[t < n/2].
Proof The theorem follows from Lemma 8 and Lemma 9 (Termination properties), and Lemma 10
(Atomicity property). ✷Theorem 1
Theorem 2 The algorithm described in Figure 1 uses only four types of messages, and those carry
no additional control information. Moreover, a read operation requires O(n) messages, and a write
operation requires O(n2) messages.
Proof The message content part of the theorem is trivial. A read generates n messages READ(), and
each of generates a message PROCEED(). A write operation generates (n − 1) messages WRITE(b,−)
from the writer to the other processes, and then each process forward once this message to each process.
✷Theorem 2
5 Concluding Remarks
The aim and the paper As indicated in the introduction, our aim was to investigate the following
question: “How many bits of control information messages have to carry to implement an atomic register
in CAMPn,t[t < n/2]?”.
As far as we know, all the previous works addressing this issue have reduced the size of control
information with the use of a “modulo n” implementation technique. Table 1 presents three algorithms
plus ours. These three algorithms are the unbounded version of the ABD algorithm [3], its bounded
version, and the bounded algorithm due to H. Attiya [1]. They all associate a sequence number with
each written value, but differently from ours, the last two require each message to carry a “modulo
representative” of a sequence number.
For each algorithm, the table considers the number of messages it uses to implement the write
operation (line 1), the read operation (line 2), the number of control bits carried by messages (line 3),
the size of local memory used by each process (line 4), the time complexity of the write operation
(line 5), and the time complexity of the read operation (line 6), both in a failure-free context. For time
complexity it is assumed that message transfer delays are bounded by ∆, and local computations are
instantaneous. The values appearing in the table for the bounded version of ABD and Attiya’s algorithm
are from [1, 19]. The reader can see that the proposed algorithm is particularly efficient from a time
complexity point of view, namely, it is as good as the unbounded version of ABD.
line What is ABD95 [3] ABD95 [3] H. Attiya’s Proposed
number measured unbounded seq. nb bounded seq. nb algorithm [1] algorithm
1 #msgs: write O(n) O(n2) O(n) O(n2)
2 #msgs: read O(n) O(n2) O(n) O(n)
3 msg size (bits) unbounded O(n5) O(n3) 2
4 local memory unbounded O(n6) O(n5) unbounded
5 Time: write 2∆ 12∆ 14∆ 2∆
6 Time: read 4∆ 12∆ 18∆ 4∆
Table 1: A few algorithms implementing an SWMR atomic register in CAMPn,t[t < n/2]
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The result presented in the paper As we have seen, our algorithm also uses sequence numbers,
but those remain local. Only four types of messages are used, which means that each implementation
message carries only two bits of control information. Moreover, only two message types carry a data
value, the other two carry no data at all. Hence, this paper answers a long lasting question: “it is
possible to implement an atomic register, despite asynchrony and crashes of a minority of processes,
with messages whose control part is constant?”.
The unbounded feature of the proposed algorithm (when looking at the local memory size) is due to
the fact that the algorithm introduces a fault-tolerant version of a “synchronizer”2 suited to the imple-
mentation of an atomic register, which disseminates new values, each traveling between each pair of pro-
cesses in both directions, in such a way that a strong synchronization is ensured between any pair of pro-
cesses, independently from the other processes, (namely, ∀i, j : 0 ≤ |w_synci[j] − w_syncj[i]| ≤ 1).
This fault-tolerant synchronization is strong enough to allow sequence numbers to be eliminated from
messages. Unfortunately, it does not seem appropriate to allow a local modulo-based representation of
sequence numbers at each process.
In addition to its theoretical interest, and thanks to its time complexity, the proposed algorithm is
also interesting from a practical point of view. Due to the O(n) message cost of its read operation, it
can benefit to read-dominated applications and, more generally, to any setting where the communication
cost (time and message size) is the critical parameter3.
A problem that remains open According to the previous discussion, a problem that still remains
open is the following. Is it possible to design an implementation where (a) a constant number of bits is
sufficient to encode the control information carried by messages, and (b) the sequence numbers have a
local modulo-based implementation? We are inclined to think that this is not possible.
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